

<u>י קלט / פלט</u>	<u>רות התקנ</u>	<u>ת של מהיו</u>	<u>דוגמאו</u>
I/O Dev	ice Example	s and Speed	<u>s</u>
• I/O Speed: byte (from mouse to disp			econd
• Device רכיב	Behavior קשר	Partner שותף	Data Rate (Kbytes/sec)
Keyboard	קלט	בן אדם	0.01
Mouse	קלט	בן אדם	0.02
Line Printer	פלט	בן אדם	1.00
Floppy disk	שמירה	מכונה	50.00
Laser Printer	פלט	בן אדם	100.00
Magnetic Disk	שמירה	מכונה	10,000.00
Network-LAN	קלט או פלט	מכונה	100,000.00
Graphics Display	פלט	בן אדם	30,000.00
	ו וב – כל הזכויות שמורות	אול קובל מערכות מחש	6.



שערי קלט/פלט שערי קלט/פלט שערים מיועדים להביא נתונים מהשער לתוך המעבד המרכזי (קלט) או לשלוח נתונים מהמעבד המרכזי לשער (פלט). Ports are accessed either to bring data from the port into the CPU (in) or to send data from the CPU to the port (out). Ports are accessed either to bring data from the port into the CPU (in) or to send data from the CPU to the port (out). Bruto (Style 1 and addition to memory, 80x86 microprocessors are able to access ports. Input/Output Instructions in the 8086 - פקודות קלט/פלט - 8086 מסוגל לגשת לשערים בנוסך לגישה לזיכרון, וזה דרך הפקודות: The 8086 microprocessor can access information from port as well as from memory. (AX, AL, or AH) '(קלט) ''OUT'' (קלט) ''OUT'' (קלט) ו- "IN" (קלט) ההוראות האלה יכולות לשלוח נתונים מהצובר (AX, AL, or AH) לשערים או מקבל נתונים מהשערים לתוך הצובר.

<u>שערי קלט/פלט (סיכום)</u>

Port input and output

- Used to communicate with many peripheral devices built into the processor, motherboard or expansion cards
- IN instruction transfers data from a device on the I/O bus to AL, AX, or EAX
- OUT instruction transfers data from AL, AX, or EAX to a device connected to the I/O bus

אול קובל מערכות מחשב – כל הזכויות שמורות

<u>8086 - שערי קלט/פלט</u> Port input and output

Two forms of port addressing

- Fixed-port addressing
- Allows an 8-bit I/O port address (use if port is 0 255)
- port number is immediate (follows the instruction opcode)
 IN AL, 6Ah ;data from I/O address 6Ah is input to AL
- · Variable-port addressing

FFFFh)

the I/O port number is stored in register DX MOV DX, 0FA64h

OUT DX, AX ;transfers contents of AX to I/O port FA64h

שאול קובל מערכות מחשב – כל הזכויות שמורות

Case 1: 8-bit data ports Inputting Data **Outputting Data** Format dest,source OUT dest,source IN AL,port# OUT port#,AL MOV DX,port# MOV DX,port# AL.DX OUT DX.AL • In format (1), port# is the address of the port and can be from 00 to FFH (256 ports), and no segment register is involved. • In format (2), port# is the address of the port and can be from 0000 to FFFFH (65536 ports), and no segment register is involved.

The following code transfers the contents of register BL to port address 378H.

MOV DX,378H ;DX=378 the port address
MOV AL,BL ;load data into accumulator
OUT DX.AL ;write contents of AL to port

DX,AL ;write contents of AL to port whose address is in DX

שאול קובל מערכות מחשב – כל הזכויות שמורות

Case 2: 16-bit data ports

	Inputting Data	Outputting Data
(1)	IN AX,port#	OUT port#,AX
(1) (2)	MOV DX,port#	MOV DX,port#
	IN AX,DX	OUT DX,AX
1		

- This requires two port addresses, one for each byte.
- Suppose AX = 98F6H and the port address is 47H

OUT 47H,AX ;send out AX to port 47H & 48H

- F6H, the contents of AL, goes to port address 47H.
- 98H, the contents of AH, goes to port address 48H.

8086 I/O Bus Timing - תזמון בערוץ קלט/פלט

The concept of bus timing for I/O instruction is exactly the same as memory, with the following exceptions:

- 1. IOR and IOW are used instead of MEMR and MEMW. (M/IO = 0)
- 2. While the physical address for a memory location is always 20 bits, which are put on address bus A0-A19, the physical address for ports is 8 or 16 bits.
- 3. For an I/O port address, no segment register is used.


אול קובל מערכות מחשב – כל הזכויות שמורות


..START IN al, 61h ;read port 61h: PC speaker control register OR al, 3 ;set bits 0 and 1 OUT 61h, al ;turn speaker on MOV cx, 1000h;delay count; if the count is increased, ;the beep will become longer .L1 LOOP .L1 ;time delay - spin 1000h times IN al, 61h AND al, 0fch ;clear bits 0 and 1 OUT 61h, al ;turn speaker off

MOV ax, 4c00h; Normal DOS Exit

Port I/O example - דוגמה


Keyboard Interface: Handshake לחיצה בכפתור המקלדת גורם לה לייצר אות בקרה: A key pressed is indicated by the keyboard by Signal: New Character Available (NCA) תאי זיכרון שומרות נתוני הלחיצות של המקלדת Data Latches store the key data when key pressed אות מהיע"מ מודיע שכבר קרא נתון המקלדת Character Accepted (CA) signal from CPU indicates CPU has read the key data







החיבור המקבילי של המחשב מספק לנו גישה של 17 הדקים אשר מאפשרים החיבור המקבילי של המחשב מספק לנו גישה של 17 הדקים אשר מאפשרים לנו מעבר מהיר של מידע בין השקע למחשב. אנו מכירים את החיבור של המדפסת למחשב (פרחות בדגמים הישנים של המדפסת כי היום יש מעבר לחיבור מדפסת דרך מיפתח ה- 28.8. לחיבור מדפסת דרך מיפתח ה- 18.8. (כלומר 8 ביט של מידע) בכל פעם. להבדיל מהחיבור הטורי שמאפשר להעביר ביט אחד של מידע בכל פעם. (כל הדק תפקיד ושם משלו. אנו נתייחס לשמות ההדקים בשמם המקורי ולפי הצורך נגדיר לכל הדק תפקיד משלו בהתאם לצרכים שלנו. הצורך נגדיר לכל הדק תפקיד משלו בהתאם לצרכים שלנו. המבנה הפיזי של החיבור הוא מחבר מסוג D-type ב 25

תפקיד	סיבית באוגר	שם האות	צבע חוט	מספר ההדק	כיוון
Set Low p1ulse >0.5 us to send	C0	Strobe	שחור	1	יציאה
LSB - ביט0	D0	Data 0	חום	2	יציאה
ביטו	D1	Data 1	אדום	3	יציאה
2ביט	D2	Data 2	כתום	4	יציאה
ביט3	D3	Data 3	צהוב	5	יציאה
ביט4	D4	Data 4	ירוק	6	יציאה
ביט5	D5	Data 5	כחול	7	יציאה
ביט6	D6	Data 6	סגול	8	יציאה
MSB ביט7	D7	Data 7	אפור	9	יציאה
IRQ; Low Pulse ~ 5 uS, after accept	S6	Ack	לבן	10	כניסה
High for Busy/Offline/Error	S7	Busy	ורוד	11	כניסה
High for out of paper	S5	Paper End	ירוק בהיר	12	כניסה
High for printer selected	S4	Select In	שחור לבן	13	כניסה
Set Low to auto feed one line	C1	Auto Fd	חום לבן	14	יציאה
Low for Error/Offline/Paper End	S3	Error	אדום לבן	15	כניסה
Set Low pulse > 50uS to init	C2	Init	כתום לבן	16	יציאה
Set Low to select printer	C3	Select	ירוק לבן	17	יציאה
		Ground	כחול לבן	18-25	אין










אותות עקרים של הממשק Parallel interface major signals Signal(s) Input/Output **Notes** Data[7:0] Bi-directional Byte-wide data bus Strobe To device Write signal Busy From device Don't send more data Ack From device Acknowledge interrupts Initialize To device Initialize external device Out of Paper From device Status signal



Control & Status Ports - שערי בקרה ומצב

7 Busy [inverted] 7 Busy [inverted] 6 Ack 5 Out-of-Paper 4 Selected	Control Port		Statu	Status Port	
IRQ Enable 6 Ack 5 Select [inverted] 5 Out-of-Paper 4 Selected	Bit	Description	Bit	Description	
Select [inverted] 5 Out-of-Paper lnitialize 4 Selected	7-5	Unused	7	Busy [inverted]	
Initialize 4 Selected	4	IRQ Enable	6	Ack	
	3	Select [inverted]	5	Out-of-Paper	
AutoFood (inverted) 2 I/O Error	2	Initialize	4	Selected	
Autoreed [inverted] 3 1/0 End	1	AutoFeed [inverted]	3	I/O Error	
Strobe [inverted] 2-0 Unused	0	Strobe [inverted]	2-0	Unused	

PC Parallel Port

1981 - IBM PC printer port - transfer 8-bits in parallel to printer

Problems

- PC performance has increased substantially so original parallel port is not adequate. Max. speed ~ 150KByte/s.
- 2. Originally only for output, no standard electrical interface
- 3. Lack of standards limited cable length.

1991 - Discussion of a new standard began. Want a high speed bidirectional parallel port for the PC which is fully compatible with the original parallel port software and peripherals, but with a data rate greater than 1 megabyte/second in and out.

שאול קובל מערכות מחשב – כל הזכויות שמורות

The IEEE 1284 Standard (1994)

Standard Signaling Method for a Bi-directional Parallel Peripheral Interface for Personal Computers

Overview

4 control lines

5 status lines

8 data lines (originally out only, later bi-directional)

Ports (original PC)

Base address 278H, 378H, or 3BCH

There are three ports for each base address,

e.g., 378H, 379H, 37AH.

The last port was on the monochrome monitor card of the original PC.

שאול קובל מערכות מחשב – כל הזכויות שמורות

The 1284 standard has 8 to 16 ports starting at 378H or 278H or can relocate the ports.

IEEE 1284 Data Transfer Modes


Can have forward and reverse channel connections, only one set of data lines, therefore half duplex.


Compatibility and nibble modes - any existing parallel port (input is 4-bits using status lines).

Compatibility and byte modes - need direction bit in the control register. Can now input on external data lines.

EPP - Enhanced Parallel Port. CD-ROM, zip, tape drives ECP - Extended Capability Port. Scanners, new printers EPP and ECP require hardware to implement a state machine capable

of automatically generating control strobes needed for high performance data transfer modes.





PA0-PA7

This 8-bit port A can be programmed all as input or all as output or all bits as bidirectional input/output.

PB0-PB7

This 8-bit port B can be programmed all as input or all as output. Port cannot be used as a bidirectional input/output.

PC0-PC7

This 8-bit port C can be programmed all as input or all as output. It can also split into two parts, CU and CL. Each can be used for input or output. In addition, any of PC0-PC3 can be programmed.


RD and WR Control from cpu, read or write to ppi


RESET


This is an active-High signal input into the 8255 used to clear the control register. When RESET is activated, all ports are initialized as input ports.


A0, A1 and CS


To select port A, port B, port C, and control register. (refer to Table 4-1)













גישה לחלק הפנימי של 8255 **Operation Word Format** A1 RD WR input operation (read) port A - data bus 0 0 0 1 0 Û 0 1 0 port B - data bus 0 0 0 port C - data bus 1 1 control word - data bus output operation (write) RΠ W/R 2 0 0 0 0 data bus - port A 1 0 0 0 data bus - port B 0 1 0 0 data bus - port C data bus - control Disable function data bus - 3 - state data bus - 3 - state


Mode Selection of the 8255A


While ports A, B, and C are used for I/O data, it is the control register that must be programmed to select the operation mode of the three ports A, B, and C.


- Mode 0, simple I/O mode. In this mode, any of the ports A, B, CL, and CU can be programmed as input or output. In this mode, all bits are out or all are in.
- Mode 1. In this mode, ports A and B can be used as input or output ports with handshaking capabilities. Handshaking signals are provided by the bits of port C.
- Mode 2. In this mode, Port A can be used as a bidirectional I/O port
 with handshaking capability whose signal s are provided by port C.
 Port B can be used either in simple I/O mode or handshaking mode 1.
- BSR (bit set/reset) mode. In this mode, only the individual bits of port C can be programmed.






















Example 4-7 Program PC4 of the 8255 in Figure 4-9 to generate a pulse of 50 ms with 50% duty cycle. Solution: To program the 8255 in BSR mode, bit D7 of the control word must be low. For PC4 to be high, we need a control word of "0xxx1001". Likewise, for low we would need "0xxx1000" as the control word. The x's are for "don't care" and generally are set to zero. MOV AL,00001001B ;load the control byte (PC4=1) OUT 93H,AL ;set PC4 to high, sent to control reg CALL DELAY ;time for the high part of pulse MOV AL,00001000B ;load the control byte (PC4=0) OUT 93,AL ;set PC4 to low, sent to control reg CALL DELAY ;time for the low part of pulse In the above program, in the instruction "MOV AL,00001001B" the B stands for binary. There are various methods of writing a DELAY subroutine. Some are shown in Chapter 5.





8255 in Mode 1: I/O with Handshaking Capability

- One of the most powerful features of the 8255 is its ability to handle handshaking signals.
- Handshaking refers to the process of communicating back and forth between two intelligent devices.

Let us take the printer as an example:

- 1. A byte of data is presented to the data bus of the printer.
- The printer is informed of the presence of a byte of data to be printed by activating its STROBE input signal.
- Whenever the printer receives the data it informs the sender by activating an output signal called ACK (acknowledge)
- The ACK signal initiates the process of providing another byte of data to the printer.


שאול קובל מערכות מחשב – כל הזכויות שמורות

Mode 1: Outputting Data with Handshaking Signals

- As shown in Fig. 4-10, A and B can be used as output ports to send data to a device with handshaking signals.
- The handshaking signals for both ports A and B are provided by the bits of Port C.
- Fig. 4-11 provides a timing diagram.

OBFa (output buffer full for port A)

- This is an active-low signal going out of PC7 to indicate the fact that the CPU has written a byte of data into port A.
- OBFa must be connected to STROBE of the receiving equipment (such as a printer) to inform it that now it can read a byte of data from the port A latch.



ACKa (acknowledge for port A)

- This is an active low input signal received at PC6 of the 8255.
- Through ACK, the 8255 knows that the data at port A has been picked up by the receiving device.
- The 8255 in turn makes OBFa high, to indicate that the data at the port is old data now.
- OBFa will not go low until the CPU writes a new byte of data to PORT A.

$INTRa\ (interrupt\ request\ for\ port\ A)$

- •This is an active-high signal coming out of PC3.
- \bullet The \overline{ACK} signal is a signal of limited duration. When it goes active (low) it makes \overline{OBFa} inactive, stays low for a small amount of time and then goes back to high (inactive)
- \bullet It is the rising edge of \overline{ACK} that activates INTRa by making it high.
- This high signal on INTRa can be used to get the attention of the CPU.

ועול הוכל מערכות מחשר – כל הזרויות שמורות

INTEa (interrupt enable for port A)


- To disable INTRa to prevent it from interrupting the CPU.
- INTEa is controlled by PC2 in BSR mode.

Status word

- The 8255 enables monitoring the status of signals INTR, OBF, and INTE for both ports A and B.
- This is done by reading port C into the accumulator and testing the bits.

Interrupts vs. Polling

- There are two ways for the CPU to provide service to those devices: interrupt and polling
- In the interrupt method, whenever any device needs its service, the device informs the CPU by sending it an interrupt signal.
- In polling, the CPU continuously monitors a status condition and when the conditions are met it will perform then service 5



Mode 1: input ports with handshaking signals

The 8255 can be programmed to receive data through ports A and B using handshaking signals through port C.

STB (strobe)

- This is an active-low input signal.
- When an external peripheral device provides <u>a byte</u> of data to an input port (A or B), it informs the 8255 through the <u>STB</u> pin that it can load (latch in) the data into its internal register.

IBF (input buffer full)

- This is an active-high output signal.
- In response to \overline{STB} , the 8255 latches into its internal register the data present at PA0-PA7 or PB0-PB7, and through IBF indicates that it has latched the data, but has not been read by the CPU yet.

שאול קובל מערכות מחשב – כל הזכויות שמורות

INTR (interrupt request)


- This is an active-high output signal.
- \bullet If INTE = 1 when IBF goes active, INTR is activated (set to high) to inform the CPU that there is a byte of data in the 8255.
- The falling edge of RD makes INTR go low.


INTE (interrupt enable)


- An internal flip-flop can be used to enable or disable (mask) INTR generation.
- It is controlled by PC4 and PC2 in BSR mode.
- \bullet To control INTEa and INTEb, use PC4 and PC2, respectively.


Status word


• To allow implementation of polling, the status of the handshaking signals provided by port C can be checked by reading port C.














• In mode 2, PORT A becomes a bidirectional bus supported by five handshaking signals • The handshaking signals are the same as the five used in mode 1 for both input and output only then now apply to PORT A at the same time • PORT B can be in either mode 0 or mode 1

Mode 2 Input


- INPUT-peripheral sends data along A₀-A₇ to the 8255
 - from the standpoint of the peripheral this is an output mode
 - the peripheral sends an STB pulse to the 8255
 - when the data is latched, the IBF goes high
 - after STB returns to high with IBF still set, then INTR goes high
 - polling is possible at this point


אול כורל מעררות מחשר – כל הזרויות שמורות

Mode 2 Output

- OUTPUT the 8255 sends data to the peripheral
 - when the data is loaded in the 8255 the OBF signal goes low
 - the peripheral acknowledges the low OBF by setting ACK low
 - on the falling edge of ACK, the 8255 places its data on PORT A
 - OBF returns high

שאול קובל מערכות מחשב – כל הזכויות שמורות






Operation


- Communication from CPU a to CPU b
 - CPU a outputs its data to 8255A
 - the OBF signal goes low on the 8255A
 - As a result, the STB signal goes low into the 8255B
 - The 8255B responds with the IBF signal which appears to the 8255A as ACK
 - so, the 8255A places its data on PORT A
 - the 8255B reads the data, terminates the IBF forcing ACK high
 - the OBF signal of the 8255A goes high

אול קובל מערכות מחשב – כל הזכויות שמורות

Requirements

- For this computer-to-computer communication link to work the following is required:
 - an 8255 initialization routine
 - a polling routing to monitor IBF and OBF
 - a receiver program to read a data byte when IBF goes high
 - a transmitter program to output a data byte when OBF goes low





Code II ;tell the printer that the data is ready MOV AL,0Eh ;reset bit 7 of C OUT 0F3h,AL ;send to PORT C INC AL ;increment A (it now has 0Fh) OUT 0F3h,AL ;set bit 7 ;advance the data pointer and byte counter INC DX ;point to the next byte DCR BL ;decrement the byte counter JNZ POLL ;if there are more bytes RET ;else stop

SDK-86 Parallel I/O Ports

The parallel I/O ports consist of two 8255A programmable peripheral interfaces (PPI).

Each PPI contains three 8-bit I/O data ports and one write only control port. The three I/O ports are designated A, B, and C.

One 8255A, Port 1 or P1, is connected to the high data byte (d8-d15). The other 8255A, Port 2 or P2, is connected to the low data byte (d0 -d7).

All ports can be addressed individually with byte instructions (e.g., P1A or P2C) or corresponding ports can be addressed in pairs to form a 16-bit wide data port.

Figure 7-8, Sheet 5 of 9, of the textbook shows the SDK-86 parallel port. Note that the chip selects LOW PORT SELECT and HIGH PORT SELECT come from the I/O decode PROM.

Pins A1 and A0 on the 8255A are connected to A1 and A2 on the address bus.

A1 A0

0 0 Port A

0 1 Port B

1 0 Port C

1 1 Control Port

Address Assignments

Port Address Port Address
P2A 0FFF8H P1A 0FFF9H
P2B 0FFFAH P1B 0FFFBH
P2C 0FFFCH P1C 0FFFDH
P2 Control 0FFFEH P1 Control 0FFFFH

The 8255A has 24 programmable I/O pins - in two groups of 12. Figure 9-3 of the textbook shows the block diagram of the 8255A. Ports A and B are 8-bit ports, and Port C is split into two 4-bit ports.

The 8255A has three modes of operation.

Mode 0 -- Each 8-bit and 4-bit port can an input or output port.

Mode 1 -- Ports A or B can be an input or output port. Three lines of Port C are used for handshaking and interrupt control for each 8-bit port. If both ports are in Mode 1, only two pins in Port C are data pins.

Mode 2 -- Only Port A can be in mode 2. This is a bidirectional bus mode and requires five pins from Port C for handshaking. If A is in mode 2 and B is in mode 1, then there are no data lines left in Port C.

R255A

Figure 9-4 of the textbook shows a summary of the operating modes. Note that the pins in Port C Upper that are data pins when Port A is in mode 1 depends on whether Port A is input or output.

Figure 9-5 of the textbook shows the two control word formats. If D7 = 1, the control word is the mode-set control word. If D7 = 0, the control word is the Port C set/reset control word. This allows you to control single pins in Port C.

Interrupt Control Functions
In mode 1 or 2, control signals can be used as interrupt request inputs. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting a flip-flop using the single-bit set/reset function of Port C.

Figure 9-9 shows the Port C bits used for the interrupt request and for the interrupt enable flag (flip-flop).

Interrupt Req Pin Interrupt Enable Bit

Mode 1 Port A IN PC3 PC4

Port B IN PC0 PC2

Port A OUT PC3 PC6

Port B OUT PC3 PC6

Port A OUT PC3 PC6

