







Serial Interfacing - תקשורת טורית

זה שכיח להשתמש במערכת סידורית לתקשורת של נתונים במערכת של מדידה.

מערכת תקשורת טורית משתמשת בקו יחיד למסור נתונים בקצבים סדרתיים, במבנה סינכרוני או בפורמטים א-סינכרוניים.

עם העברה א-סינכרונית, המקלט והמשדר, כל אחד משתמשים באותות של השעון שלהם.

עם העברה סינכרונית, המקלט והמשדר הם בעלי אות של שעון שכיח.

- It is common to use a serial system for data communication in a measurement system.
- synchronous formats. With asynchronous transmission, the receiver and the transmitter each use their own clock signals.
 - With synchronous transmission, the receiver and the transmitter have a common clock signal. val Computer Systems _______2006 איניט א

Serial Interfacing - תקשורת טורית

הפרוטוקול פותח בשנת 1969 על ידי ארגון EIA, EIA (Electronic). Industries Association) כפרוטוקול תיקני תחת התקן הידוע בשם RS-232C.

תקן RS232C הוא תקן המגדיר את כל הנחוץ מבחינה פיזית, חשמלית, ולוגית כדי ליצר אחידות בכל הקשור לאופן שבו מחובר מודם למחשב האישי ומגדיר את הקוד שבו מתנהלת התקשורת בין מחשבים תחת פרוטוקול תקשורת ייעודי לתקן.

עם השנים אומץ תקן זה על ידי חברות המחשבים והפך לפרוטוקול תיקני לתקשורת הטורי של המחשב. (קיימים פרוטוקולים טוריים חדשים כמו USB)

היום משתמשים בחיבור זה לחיבור חומרה חיצונית למחשב, לא רק מודם.

יום שלישי 17 אוקטובר 2006





- תזמון הבקרה נדרש כאשר קצב של העברה של הנתונים של המערכת של תקשורת והמחשב הם שונים.
- תזמון הבקרה ניתן למימוש על ידי שימוש בקווים מיוחדים בין מחשב ומערכת התקשרות. לקווים אלה אנו נותנים את השם: handshake lines ולתהליך: handshake lines
- בזמן הביצוע, המערכת של התקשורת שולחת אות מוכן של הנתונים דרך קוים של handshake לקווים קלט/פלט של המחשב, המעבד המרכזי אז קובע שהאות המוכן של הנתונים (data ready) פעיל, וקורא את הנתונים מהתקן הקלט/פלט.



RS-422 / RS-485 פרוטוקולים

- RS-422 ∎ ו- 8S-485 הם דומים ל- RS-232 וניתנים ליישום לקצב שידור מהיר יותר ולטווחי שידור ארוכים יותר.
- RS-422 משתמש בזוג של קווים לכל אות, וניתן לעבוד במרחקים של עד 1,220 ובמהירויות גבוהות יותר של עד 100 kb/s . אף על פי כן, המהירות המרבית והמרחק המרבי לא יכולים להיות מושגים באופן סימולטאני.
- גם RS-485 משתמש בזוג של קווים לכל אות, וניתן לעבוד במרחקים של עד 1,220 ובמהירויות גבוהות יותר של עד 100 kb/s . ההבדל שכאן יכולים לממש את שתי המושגים באופן סימולטאני.

נוס שלושו 17 אודנוובר 2006





חיבורי I/O של מחשב בסיסי					
CPU Chip Adressing Mode On	IRQ 7 IRQ 7 IRQ 4 IRQ 3	Address Bus 3F8 Serial VART	2F8 Serial Port Card UART		
ישי 17 אוקטובר 2006	יום של	קובל מערכות מחשב – כל הזכו	שאול י		

Serial Communication Interface

The most popular serial interface is RS-232. RS-232 standard was defined by the American Electronic Industries Association (ELA) in 1962.

The standard relates to data terminal equipment (DTE) and data circuit-terminating equipment (DCE).



•RS-232 (ANSI/EIA-232 Standard) is the serial connection found on IBM-compatible PCs. It is used for connecting a mouse, printer, or modem, as well as industrial instrumentation.
•RS-232 is limited to point-to-point connections between PC serial ports and devices. RS-232 hardware can be used for serial communication up to distances of 50 feet. (=~ 15 m).

The maximum data rate is about 20 kb/s





Serial transmission standards					
	0				
P E DB-9 Female	Pin Number 1	Signal Designation Carrier detect			
	2 3 4	Receive data Transmit data Data terminal ready			
0	5 6	Protective ground Data set ready			
6 9 DB-9 Male	7 8	Request to send Clear to send			
נחשב – כל הוכויות שמורות אם שלישי 17 אוקטובר 2008	9 קובל מערכות נ	Ring indicator שאול פ שאול Slide 19			

תקשורת טורית - פירוט הדקי המחבר						
Signal Designation	תפקוד	שם ההדק	כיוון	מספר ההדק Dבמחבר B9	מספר ההדק במחבר DB25	
Transmit Data	שידור מידע	TXD	יציאה	3	2	
Receive Data	קליטת מידע	RXD	כניסה	2	3	
Request to Send	בקשה לשידור	RTS	יציאה	7	4	
Clear to Send	אישור שידור	CTS	כניסה	8	5	
Data Set Ready	מודם מוכן	DSR	כניסה	6	6	
Protective	אדמה (יחוס)	GND	אין כיוון	5	7	
Ground	זיהוי גל נושא	DCD	כניסה	1	8	
Carrier Detect						
Data terminal	מחשב מוכן	DTR	יציאה	4	20	
Ready	ציון צלצול	RI	כניסה	9	22	
Ring Indicator			1			
עי 17 אוקטובר 006	יום שליש	וכויות שמורות	כות מחשב – כל הז	שאול קובל מעו	20	















Serial Port Resources					
 I/O addresses and IRQ 					
Com Port	I/O Address	IRQ			
COM 1	3F8-3FF	4			
COM 2	2F8-2FF	3			
COM 3	3E8-3EF	4			
COM 4	2E8-2EF	3			
ורות יום שלישי 17 אוקטובר 2006	שאול קובל מערכות מחשב – כל הזכויות שמ	Slide 28			

אמצעיה של שער הטורי



The Control Lines

- DTR (Data Terminal Ready) Indicates to the modem that the UART is ready to communicate.
- **DSR** (Data Set Ready) Indicates to the UART that modem is ready to communicate.
- RTS (Request To Send) This line informs the modem that the UART has data to be sent.
- CTS (Clear To Send) Indicates that the modem is ready to exchange data.















Specifica	Standard			
specifica	RS232C	RS422	RS423A	RS485
מרחק מקסימאלי	25 m	1200 m [a 100kBs]	1200 m [a 1kBs]	1200 m [a 100kBs]
מהירות מקסימאלי	20 kBs	10 MBs [max 10m]	100 kBs [max 10m]	10 MBs [max 10m]
סוג קו	single-ended	differenziale	single-ended	differenziale
מתח עבודה	$\pm 3 \forall \div \pm 25 \forall$	±2∀÷±6∀	±3,6∀÷±6∀	±1,5∀ ÷ ±6\
רגישות בקבלה	±3∨	±200 m∀	±200 m∀	±200 m∨
Numero Trasmettitori	1	1	1	32
Numero Ricevitori	1	10	10	32





<u>חיבור בין מחשבים</u>









. 17 שלייטי דר י

The Modem Status Register (MSR)

- The MSR is a read-only register that shows the current status of the control lines (offset +6).
- Bit 0: Delta Clear to Send (DCTS) indicator. Is set if there was a change in the CTS since the last time the MSR was read. Is reset when the MSR is read.
- Bit 1: Delta Data Set Ready (DDSR) indicator. Is set if there was a change in the DSR since the last time the MSR was read. Is reset when the MSR is read.
- Bit 2: Trailing Edge Ring Indicator (TERI) indicator. The same as the DCTS and DDSR, not used by us.
- Bit 3: Delta RD Line Signal Detect (DRLSD) indicator. The same as the DCTS and DDSR, not used by us.

The MSR (cont.)

- Bit 4: Shows the status of the CTS line.
- Bit 5: Shows the status of the DSR line.
- Bit 6: Shows the status of the RI line (unused by us).
- Bit 7: Shows the status of the CD line (unused by us).
- The above bits aren't effected by reading the MSR.

Connecting Between PC and Modem

When communicating between 2 PCs, through analog (phone) lines, there are 3 phases of communication:

- $\ -$ DTE to DCE: The processor transfers data to the modem.
- DCE to DCE: The modems transfer data between themselves.
- DCE to DTE: The modem transfers data to the processor

We will concentrate on the DTE to DCE phase and simulate this in software. The sender will be the DTE and the receiver will be the DCE. The DCE will have a buffer of limited size, once it is full it must signal the DTE to stop sending data until the buffer is emptied.

The next slides show the complete protocol.

ח ושליושי 17 אוכרו

Modem Communication Protocol

- This protocol is sender-oriented. The DTE must perform a "handshake" with the DCE in order to start sending. The DCE can send data to the DTE as soon as it (the DTE) sets the DTR line. The stages are:
- 1. The DTE starts communication be setting the DTR to 1.
- 2. The DCE detects this and sets the DSR to 1. A connection has been established between DTE to DCE. Both lines will remain set (1) until the end of communication. If the DTR is reset (if the computer is shut off, for example) the DSR will be reset as well.
- The DTE sets the RTS and waits for the DCE to set the CTS.
- 4. While CTS is set the DTE can send data. When the DCE can no longer accept data (full buffer, no connection to the remote DCE etc.) it resets the CTS until it can accept more data. When it can accept more data it sets the RTS again.

Modem Communication Protocol (2)

- 5. If the DTE want's to stop transfer it resets the RTS, causing the DCE to reset the CTS.
- 6. Connection is severed (cut) by having the DTR reset.
- 7. When a remote DCE initializes the connection the local DCE will set the RI (Ring Indicator). The DTE will then instruct the local DCE to "answer". The local DCE will set the CD (Carrier Detect) line to indicate that connection has been established with the remote DCE (you don't have to implement this part of the protocol).
- 8. Only when all 4 control lines are set can data be transferred from the DTE to the DCE.

Cyclic Redundancy Check (CRC)

- Error detection using parity is simple but has it's flaws.
 A 2 bit error can't be detected using 1 bit of parity.
- In order to complement the parity check a CRC check is used.
- The Cyclic Redundancy Check takes a block of data and computes a signature. This signature is sent after the data. The receiver computes its own signature and compares it to the signature sent. If they don't match an error has occurred.
- The most simplest CRC technique is to XOR the values of the block together. This creates a signature of 1 byte.

ו ועליועי 17 אוקרוו









Universal Asynchronous Receiver/Transmitter 8250 - 8250B – 16450 - 16550

שאול קובל Saul Coval Computer Systems



UART 8250

ז ועליועי 17 א

- OK, lets say we understood the previous slides. How does the CPU send signals through the serial port?
- A UART (Universal Asynchronous Receiver/Transmitter) is used. The UART is a device that the CPU programs to perform tasks for it.
- In our case the UART 8250 is the device that controls the serial port. The 8250 is the first of a family that contains the 8250B, 16450, 16550 and others.
- The 8250 was introduced with the XT PC, so your computer probably has a later version. But all are backward compatible, so we can program as though we have a 8250.



UART Transmission

• Single shift register: Once the UART has sent a byte, the processor can be signaled that the UART is ready to transmit another byte.

_	Time	Proc	essor	UART	Channel	
	1	supplies b	yte to UAR	т	Idle	
	2			shifts data bits	Active	
	3			shifts data bits	Active	
	÷			shifts data bits	Active	
	9			signals completion	n	
				to processor	Idle	
	10	supplies b	oyte to UAF	RT .	Idle	
	11			shifts data bits	Active	
	12			shifts data bits	Active	
006 טובר	שלישי 17 אוקי	יום	יות שמורות	מערכות מחשב – כל הזכו	שאול קובל	59











PC16550D UART

Transmit Functionality

- 1) Receives 1 byte from processor
- Converts to serial form (PISO register)
 Adds start, stop and parity bits
- 4) Clocks data out serially (Possible rates are 0-256 kbps)
- Receive Functionality
- 1) Receives serial frame from device
- 2) Converts to parallel form (SIPO register)
- Checks for errors (framing, parity, overrun)
- 4) Stores received byte for processor access

Supported I/O control schemes

- 1) Polling (parallel)
- 2) Interrupts
- 3) DMA

Successor of the NS8250/8251 and 16540

Need 1 16550 per Serial Port (typically 2 per PC since COM1 and COM2) NPC16552D is Single Package Device Containing Equivalent of 2 16550s 006 אול קובל מערכות מחשב – כל הוכויות שמורות

Programming the UART 8250

• Programming is done by reading and writing registers of the 8250. The registers are:

Base Address	Mode	Name		
+0 (DLAB=0)	Write	Transmitter Holding Buffer THR		
+0 (DLAB=0)	Read	Receiver Buffer	RBR	
+0 (DLAB=1)	Rd/Wr	Divisor Latch Low Byte	Divisor Latch Low Byte DLL	
+1 (DLAB=0)	Rd/Wr	Interrupt Enable Register	IER	
+1 (DLAB=1)	Rd/Wr	Divisor Latch High Byte	DLM	
+2	Read	Interrupt Idendification Register	IIR	
+2	Write	FIFO Control Register	FCR	
+3	Rd/Wr	Line Control Register	LCR	
+4	Rd/Wr	Modem Control Register	MCR	
+5	Read	Line Status Register	LSR	
+6	Read	Modem Status Register	MSR	
+7	Rd/Wr	Scratch Register	SCR	
17 אוקטובר 2006	יום שלישי	ואול קובל מערכות מחשב – כל הזכויות שמורות	u a	66 :n

Accessing the Registers • On the 80x86 architecture I/O devices are accessed using

- On the 80x86 architecture I/O devices are accessed using special I/O instructions. These instructions called IN and OUT, access I/O Ports.
- I/O Ports are addresses in what's called *I/O space*, these are addresses that when accessed using the special I/O instructions access the registers of I/O devices.
- The PC has standard ports for the serial interfaces, these ports are called COM1 COM4. They are mapped to the following port numbers and IRQ (Interrupt Request) lines.

Name	Port a	ddress IRQ
COM 1	3F8	4
COM 2	2F8	3 (usually the serial mouse)
COM 3	3E8	4
COM 4 2006 אוקטובר 17	2F8	3 שאול קובל מערכות מחשב – כל הזכויות שמורות
ד אוקטובר 2000	יום שלישי ז	



Accessing the Registers

- The port addresses for the COMs are defined in the BIOS (Basic I/O System) ROM (Read Only Memory) from addresses 0x400 to 0x408.
- · OK. So how do we access the registers?
- There is a C interface to the IN and OUT instructions: int inp(unsigned short port);
- Using these two instruction is is possible to access the registers defined in the previous slides. For instance to read the LCR we have to write: int val;
 - val = inp(0x3F8 + 3); // or inp(0x3FB);
- Look at the functions descriptions in the help manuals of

Visual C++ or BorlandC.

Real vs. Protected Mode

- Protected mode is the mode that the computer runs in when it has to support multiple users. UNIX and NT run only in protected mode. A regular user can't access the I/O ports.
- Real mode (or single-user mode, or priveleged-mode) is the mode used by the OS to access I/O devices. DOS runs in real mode. W95/98 is a hybrid (בן-כלאיים) between real and protected mode. We will use DOS in order to run are
- programs, but try W95 to see if you can access the I/O ports.
 inp and outp work when compiled with BorlandC, the Visual C++ versions (_inp and _outp) might create problems, try it out.

Baud Rate

- The rate of transfer is in BPS. The UART 8250 has a clock that's rate is 1.8432 MHz. The UART divides the clock signal by 16, giving a maximum baud of 115,200 BPS.
- But this rate might be to fast for some devices, so the rate is controllable.
- Lets say we want to communicate at 2400 BPS. We have to divide the clock rate by a number multiplied by 16 to get the desired rate. This number is called the baud rate.
- Thus in our case 2400 = 1.8432*10⁶/(baud rate * 16).
- The baud rate = 1.8432*10⁶/(2400 * 16) = 48
- The baud rate is stored in the DLL and DLM before transmission starts. The DLL Contains the 8 LSBs (Least Significant Bits) and the DLM contains the 8 MSBs (Most Significant Bits).

ול קובל מערכות מחשב – כל הזכויות שמורות יום שלישי 17 אוקטוו



The LCR is a 8-bit register (as all 8250 registers) that controls the data that goes on the TD and RD lines. Its bits are: Bits 0,1: Select the word length, from 5 to 8 bits. 00: 5 bit word 01: 6 bit word 10: 7 bit word 11: 8 bit word 11: 8 bit word 8 bit 2: Sets the length of the stop bit. 0: 1 bit length 1: 1.5 bit length f 5 bit word selected, 2 bit length if 6,7,8 bit word selected Bit 6: Sets the break control bit. When this bit is set to 1 the TD line is permanently set to 0 (space). Bit 7: Sets the DLAB (Divisor Latch Access Bit). 0: enables access to RBR, THR, and IER. 1: and DL M. (the net the heard)

1: enables access to DLL and DLM (to set the baud).

The LCR Parity Bits

- Bit 3: Parity enable bit.
- 0: no parity bit sent
- 1: parity bit sent
- Bit 4: Chooses between odd and even parity.
- 0: odd parity. The number of '1's in the word is counted. If odd the parity bit is set, if even it isn't set.
- 1: even parity. The number of '1's in the word is counted. If even the parity bit is set, if odd it isn't set.
- For instance the word 11001011 has odd parity. So if parity is enabled (bit 3) and bit 4 is 0 (odd parity), the parity bit sent will be 1 and the receiver will check the data and expect to find a 1 in the parity bit.
- **Bit 5**: Sets the "sticky" parity bit. The parity bit is always the same value, "high" (1) or "low" (0).
- 0: The parity bit is set by the input word.
- 1: The parity bit is 0 is bit 4 is 1, the parity bit is 1 if bit 4 is 0. This setting is permanent as long as bit 6 is set.
 24 or 24

ום שלישי 17 אוקטובר 06



The Line Status Register (LSR)

- The LSR shows the current status of communication, errors in transmission will be written into the register.
- Bit 0: Data Ready (DR) indicator. When set it indicates that a byte is ready to be read from the RBR. Reading from the RBR sets the DR bit to 0.
- Bit 1: Overrun Error (OE) indicator. When set indicates that a new byte
 has been received before the current byte in the RBR has been read. The
 OE is reset (set to 0) when the LSR is read.
- Bit 2: Parity Error (PE) indicator. When set indicates that a parity error has occurred. Is reset by reading the LSR.
- Bit 3: Framing Error (FE) indicator. Is set whenever the received word doesn't have a valid stop bit. The stop bit following the last data bit or parity is detected as a 0 instead of a 1.
- Bit 4: Break Interrupt (BI) indicator. Is set whenever the RD line is held in the space state for longer than it takes to send a word.









עי 17 או

Table 9-4	able 9-4. 8250A Register Addresses						
DLAB	A2	A1	A0	Description			
0	0	0	0	Receive buffer register for read, transmitter holding register for write			
0	0	0	1	Interrupt enable register			
X	0	1	0	Interrupt identification register (read only)			
<u>x</u>	0	1	1	Line control register (data format register)			
x	1	0	0	MODEM control register			
x	1	0	1	Line status register			
x	1	1	0	MODEM status register			
x	1	_1	1	Scratch register			
1	0	0	0	Divisor latch register (LSB)			
1	0	0	1	Divisor latch register (MSB)			













Baud Rates and Divi	sors for 1.8432 MHz	
Baud Rate	Divisor (Decimal)	Divisor (Hea
110	1047	0417
300	384	0180
600	192	00C0
1200	96	0060
2400	48	0030
4800	24	0018
9600	12	000C



Programming the UART

- \bullet The line speed, word size, parity, and the number of stop
- bits must be written to the UART before it can be used.
- The UART's line speed is generated by dividing its internal clock rate (1.8432 MHz) by a programmable 16-bit divisor (saved in the two line speed registers).

•The value resulting from the division is 16 times the actual line speed.

Divisor (Hex)	Line Speed
0x0900	50
0x1800	300
0x0060	1200
0x0030	2400
0x000C	9600

UART Port Addresses and Functions Port 1 Port 2 Address Offset Uses 0x3F8 0x2F8 Base address + 0 Transmission Register Buffer Receive Register Buffer Line Speed (LSB) 0x3F9 0x2F9 Base address + 1 Interrupt Enable Line Speed (MSB) 0x3FA 0x2FA Base address + 2 Interrupt Identification Register 0x3FB 0x2FB Base address + 3 Line Control Register 0x3ED 0x2ED Base address + 5 Line Status Register ו שליושי 17 אוכרוו















UART Interrupts						
- 8259 mitian	zation:					
		8259 interrupt control mask register				
#define INT_MASK	0x21	7 6 5 4 3 2 1 0				
#define CLKENA	0xFE					
#define KEYENA	0xFD	↓ UART 2				
#define SP1ENA	0xEF	UART I				
#define SP2ENA	0xF7	0.1111				
#define PPENA	0x7F					
void initialize()						
{						
/* other initialization						
outportb(INT_MA	SK, CLKENA & I	KEYENA & SP1ENA & SP2ENA, PPENA);				
}						
יום שלישי 17 אוקטובר 2006	יכויות שמורות	דר: 100 שאול קובל מערכות מחשב – כל הי				







<u>TX</u>	STA 20	<u>! k n</u>	177C	2	
R/W-0 R/W-0 R/V	W-0 R/W-0	U-0	R/W-0	R-1	R/W-0
CSRC TX9 TX	KEN SYNC	—	BRGH	TRMT	TX9D
17	t t		/	t	bit 0
גודל מסגרת משודרת "1" – 9 סיביות "0" – 8 סיביות מקד במצב של <u>alf-Duplex</u> Master Mode – "1" Slave Mode – "0"	Hig	"0" – שד 1" – שו	"1" 0" TS ריק	קרה	

















	<u></u>	
		BAUD – קצב שידור
	מדד קצב שידור:	bps – יחידות בהם נ
1	זה נבחר קצב שידור של 200 bps	אנו בפרק ז
ש צורך לקבוע ערך חדש	רור רצוי (לדוגמא 1200 bps) יור רצוי	על מנת לקבוע קצב שיז •
מלי לתוך אוגר SPBRG.	שעון יקבע ע"י מספר הקסדצינ	לשעון המערכת . ערך ה
- או בקצב נמוך BRG	ם להיות בקצב גבוהה - H = 1	• השידורים ב- PIC יכוליו
חאות הבאות:	SPBRG - נעשה בעזרת הנוס	BRGH = 0. חישוב ה
חאות הבאות: SPBRG = (Fosc/(16		חישוב ה BRGH = 0 RGH=1 – High Speed
SPBRG = (Fosc/(16		RGH=1 – High Speed
SPBRG = (Fosc/(16	6 x Baud rate)) - 1, вк	RGH=1 – High Speed

1210 02-



BRGH = 0 BRGH = 1									
		Fosc = 4 M	Hz		Fosc = 4 MHz			łz	
BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)		BAUD RATE (K)	KBAUD	% ERROR	SPBRG value (decimal)	
0.3	0.300	0	207		0.3		-	-	
1.2	1.202	0.17	51		1.2	1.202	0.17	207	
2.4	2.404	0.17	25		2.4	2.404	0.17	103	
9.6	8.929	6.99	6		9.6	9.615	0.16	25	
19.2	20.833	8.51	2		19.2	19.231	0.16	12	
28.8	31.250	8.51	1		28.8	27.798	3.55	8	
33.6	-	-	-		33.6	35.714	6.29	6	
57.6	62.500	8.51	0		57.6	62.500	8.51	3	
HIGH	0.244	-	255		HIGH	0.977	-	255	
LOW	62.500	-	0		LOW	250.000	-	0	







